

Fig. 3
(Prior Art)







Fig. 4

3/20






Fig. 8




Fig. 9





Fig. 10






Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16a




Fig. 16b




Fig. 17a




Fig. 17b

16/20




Fig. 18




Fig. 19a

17/20

1900 (M4)




Fig. 19b




Fig. 20




Fig. 21




Fig. 22

OPERATION	CONDITION	EXAMPLE
RESET (LOGIC ZERO STATE)	$V_{DIFF} - \Delta V_1$; WHEREIN $\Delta V_1 > V_T$	
SET/WRITE (LOGIC ONE STATE)	$V_{DIFF} + \Delta V_1$; WHEREIN $\Delta V_1 > V_T$	
WRITE OVERRIDE (LOGIC ZERO STATE)	$V_{DIFF} - \Delta V_1 + \Delta V_2$; WHEREIN $\Delta V_1 > V_T$	
READ	$V_{DIFF} + \Delta V_1$; WHEREIN $\Delta V_1 < V_T$	

Fig.23